AMENDMENT TRANSMITTAL LETTER (Large Entity) Applicant(s): YOSHITAKE HORIE					Docket No. KIX0154-US		
		ng Date 31, 2001	Examiner Q. D. Vu			Group Art Unit 2811	
~ \	THOD OF MAKING WADFRAME USED THEE		ONDUCTOR DEVICE, A	ND			
ANT & TRANSMEN	TO THE	ASSISTANT COM	MISSIONER FOR PATE	<u>ENTS</u>	<u>3:</u>		
Transmitted herev	with is an amendment in calculated and is trans		• •				
			S AMENDED				
	CLAIMS REMAINING	HIGHEST #	NUMBER EXTRA			ADDITIONAL	
	AFTER AMENDMENT	PREV. PAID FOR	CLAIMS PRESENT		RATE	FEE	
TOTAL CLAIMS	15 -	20 =	0	x	\$18.00	0 \$0.00	
INDEP. CLAIMS	3 -	3 =	0	х	\$84.00		
Multiple Depende	nt Claims (check if app	olicable)				\$0.00	
	TOTAL ADDITIONAL FEE FOR THIS AMENDMENT \$0.0						
Please ch A duplicat A check ii The Communic A duplicat A hy Any Michael D. Bedna Registration No.	cation or credit any over the copy of this sheet is additional filing fees recognition problems. Signature arek 32,329	No. enclosed. to cover the thorized to charge erpayment to Deposed. quired under 37 C.		0.		RECEIVED DEC 16 2003 STECHNOLOGY CENTER 2800 with the content of the content o	
CUSTOMER NO	. 28970		on first class ma Assistant Co 20231.	ail und	der 37 C.F. issioner for	nt and fee is being deposited with the U.S. Postal Service as R. 1.8 and is addressed to the property of Patents, Washington, D.C. Mailing Correspondence	



NITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

YOSHITAKA HORIE

Serial No.: 09/917,945

Filed: July 31, 2001

For:

METHOD OF MAKING WIRELESS SEMICONDUCTOR DEVICE, AND

LEADFRAME USED THEREFOR

Art Unit:

2811

Examiner:

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

AMENDMENT

dissioner for Patents
ox 1450
ndria, VA 22313-1450

In response to the Office Action mailed on August 6, 2003, please amend the aboveidentified application as follows:

A Petition for One Month Extension of Time is being filed herewith, thereby extending the period for response to December 6, 2003. Any extension of time necessary to prevent abandonment is hereby requested, and any fee necessary for consideration of this response is hereby authorized to be charged to Deposit Account Number 50-1390.

Amendments to the Claims: reflected in the listing of claims that begins on page 2 of this paper.

Remarks: begin on page 4 of this paper.

Art Unit: 2811 Page 2

This listing of claims replaces all prior versions, and listings, of claims in this application.

Listing of Claims:

1. (Currently Amended) A method of making a semiconductor device, the method comprising the steps of:

mounting a semiconductor chip on a lower conductor, with first solder material applied between the chip and the lower conductor;

positioning an upper conductor on the chip, with second solder material applied between the chip and the upper conductor;

heating up the first and the second solder materials beyond melting points of the respective solder materials; and

solidifying the first and the second solder materials;

wherein the lower conductor includes a die pad portion for mounting the semiconductor chip; and

wherein the first solder material <u>has a melting temperature higher than that of the second</u> solder material and is caused to solidify earlier than the second solder material in the solidifying step for securing the semiconductor chip on the die pad portion of the lower conductor before the upper conductor is fixedly connected to the semiconductor chip.

- 2. (Canceled)
- 3. (Original) The method according to claim 1, wherein the heating of the first solder material is terminated earlier than the heating of the second solder material.

Art Unit: 2811 Page 3

4. (Original) The method according to claim 1, wherein the heating of the first and the second solder materials is performed by contacting the lower and the upper conductors with first and second heaters, respectively.

- 5. (Original) The method according to claim 1, wherein the semiconductor chip includes a flat lower electrode and a protruding upper electrode, the lower electrode being connected to the lower conductor, the upper electrode being connected to the upper conductor.
- 6. (Original) The method according to claim 1, further comprising the step of preparing a conductive frame which includes the lower and the upper conductors.
- 7. (Currently Amended) The method according to claim 6, wherein the lower conductor comprises a die pad portion and lower lead portions extending from the die pad portion, the semiconductor chip being mounted on the die pad portion.
- 8. (Original) The method according to claim 6, wherein the upper conductor comprises upper lead portions.
 - 9. (Canceled)
 - 10. (Canceled)
- 11. (Original) The method according to claim 6, further comprising the step of rotating the upper conductor about an axis relative to the lower conductor, so that the upper conductor comes into facing relation to the lower conductor.
 - 12. (Canceled)
 - 13. (Canceled)
 - 14. (Canceled)
 - 15. (Canceled)

Art Unit: 2811 Page 4

16. (Canceled)

- 17. (Original) The method according to claim 1, further comprising the step of preparing a conductive frame which includes a first conductive pattern and a second conductive pattern, the first conductive pattern including the lower conductor, the second conductive pattern including the upper conductor.
- 18. (Original) The method according to claim 17, wherein the lower conductor further comprises lower lead portions extending from the die pad portion.
- 19. (Original) The method according to claim 18, wherein the second conductive pattern comprises upper lead portions at least one of which is to be connected to the semiconductor chip as the upper conductor.
- 20. (Original) The method according to claim 19, further comprising the step of removing at least one of the lower and the upper lead portions from the frame.
- 21. (Original) The method according to clam 19, wherein the frame comprises first and second common bars parallel to each other, the upper lead portions being divided into first and second groups, the upper lead portions in the first group extending from the first common bar toward the second common bar, the upper lead portions in the second group extending from the second common bar toward the first common bar.
- 22. (Currently Amended) A method of making a semiconductor device, the method comprising the steps of:

mounting a semiconductor chip on a lower conductor, with first solder material applied between the chip and the lower conductor;

Art Unit: 2811 Page 5

positioning an upper conductor on the chip, with second solder material applied between the chip and the upper conductor;

heating up the first and the second solder materials beyond melting points of the respective solder materials by contacting the lower and the upper conductors with first and second heaters, respectively; and

solidifying the first and the second solder materials;

wherein the first solder material is caused to solidify earlier than the second solder material in the solidifying step; and

wherein the heating of the first solder material is terminated earlier than the heating of the second solder material.

23. (Currently Amended) A method of making a semiconductor device, the method comprising the steps of:

mounting a semiconductor chip on a lower conductor, with first solder material applied between the chip and the lower conductor;

positioning an upper conductor on the chip with second solder material applied between the chip and the upper conductor;

heating up the first and the second solder materials beyond melting points of the respective solder materials; and

solidifying the first and the second solder materials;

wherein the first solder material is caused to solidify earlier than the second solder material in the solidifying step; and

Art Unit: 2811 Page 6

wherein the heating of the first and the second solder materials is performed by contacting the lower and the upper conductors with first and second heaters, respectively.